In view of the appreciable semiconducting gap of 0.26 eV observed in recent experiments, epitaxial graphene on a SiC substrate seems a promising channel material for FETs. Indeed, it is two-dimensional -and therefore does not require prohibitive lithography -and exhibits a wider gap than other alternative options, such as bilayer graphene.
I. INTRODUCTION
Epitaxially grown graphene on SiC provide potential for large scale integration of graphene electronics. The first challenge to the use of graphene as a channel material for FETs is to induce a reasonable gap for room temperature operation. Recently Zhou et al. [1] have experimentally demonstrated that a graphene layer, epitaxially grown on a SiC substrate, can exhibit a gap of about 0.26 eV, measured by angle-resolved photo-emission spectroscopy. The gap is probably due to symmetry breaking between the two sublattices forming the graphene crystalline structure, as also confirmed by recent density functional calculations [2] , [3] . According to the authors of Ref. [1] , this method of inducing a gap is very easy and reproducible; in addition, the thickness of graphite grown on SiC can be precisely controlled to be either single-or multiply layered depending on growth parameters [4] . From a manufacturability point of view it is also extremely promising, since it would be highly convenient to prepare an entire substrate of graphene on an insulator and then obtain single device and integrated circuit through patterning [5] . From its isolation [6] , [7] , graphene has attracted the attention of the scientific community due to its exceptional physical properties, such as an electron mobility exceeding more than 10 times that of silicon wafers [8] , and in view of its possible applications in transistors [9] and in sensors [10] . To induce a gap in graphene structures, several methods have been used: lateral confinement in graphene ribbons [9] , [11] carbon nanotubes [12] , impurity doping [13] , or a combination of single and bilayer graphene regions [14] , [15] , [16] . Unfortunately, they all face different problems. Carbon nanotubes exhibit large intrinsic contact resistance and are difficult to pattern in a reproducible way; the inability to control tube chirality, and thus whether or not they are metallic or semiconducting, make solid state integration still prohibitive. Graphene nanoribbons [9] , [11] allow to obtain a very interesting device behavior [17] , but require extremely narrow ribbons with single-atom precision, since a difference of only one dimer line in the width may yield a quasi-zero gap nanoribbon. Bilayer graphene exhibits a gap in the presence of a perpendicular electric field, but the range of applicable bias can only induce a gap of 100 − 150 meV, not sufficient to obtain a satisfactory behavior in terms of I on /I off ratio [15] . Graphene on SiC can is a two-dimensional material, thus does not require extremely sophisticated lithography, and provides a higher energy gap: for the sake of comparison, a 0.26 eV energy gap would require an armchair nanoribbon of width smaller than 3 nm, or nanotubes with diameter smaller than 2 nm. In this work we present a semi-analytical model of an FET with a channel of epitaxial graphene grown on a SiC substrate, where the band structure, the electrostatics, thermionic and band-to-band tunneling currents are carefully accounted for. On the basis of our model, we assess the achievable device performance through an exploration of the device parameter space, and gain understanding of the main aspects affecting device operation.
II. MODEL
We adopt the Tight Binding (TB) Hamiltonian for single layer graphene on SiC that was proposed by Zhou et al. [1] . The empirical TB valence (−) and conduction (+) bands of a single epitaxial layer of graphene on SiC, read:
where t is the in-plane hopping term (2.7 eV), m = 0.13 eV is an empirical potential energy shift between the two inequivalent graphene sublattices due to interaction with the SiC substrate, and f (k) is the off-diagonal element of the considered Hamiltonian [1] . In the six Dirac points of the graphene Brillouin zone, where f (k) is zero, there is a finite energy gap E g = 2m, corresponding to the channel conduction minimum E CC = m − qφ ch and the channel valence maximum E V C = −m − qφ ch , where q is the electron charge and φ ch the self-consistent potential in the central region of the channel. The device under consideration, depicted in 1(a), is a transistor with a channel of epitaxial graphene on a SiC substrate of thickness t sub = 100 nm, with a top gate separated by a SiO 2 layer of thickness t ox . In 1(b) we have sketched the band edge profiles along the transport directionx, where E Ci and E V i respectively represent the conduction and valence band edges in the three different regions denoted by i=S, D, C (Source, Drain, Channel). Source and drain contacts are n + doped, with molar fraction α D , which translates into an energy difference A between the electrochemical potential µ S (µ D ) and the conduction band edge E CS (E CD ) at the source (drain) contact. The potential is set to zero at the source and to V ds at the drain contact. In the center of the channel φ ch is imposed by vertical electrostatics. We assume, as usual, complete phase randomization along the channel, which is particularly important because it allows us to neglect the effect of resonances in the presence of tunneling barriers.
Exploiting the Gauss theorem we can write the surface charge density in the central part of the channel as
where In certain spectral regions, for example in the valence band when the device is in the off state, carriers are quasi confined by tunneling barriers, and can dwell in the channel for a much longer time and be subject to some degree of inelastic relaxation, even if transport in the conduction band is practically ballistic. To consider this effect, we have therefore included a degree of inelastic scattering that leads to energy relaxation.
In steady-state conditions, considering an infinitesimal element of area dk x dk y in the wave-vectors space, charge distribution in the channel is obtained as a balance between two types of charge exchange processes with the contacts: one elastic, and one inelastic. We can write the electron charge in the channel as the sum of two contributions:
) represents the density of forward (backward) going electrons, f e ± (k x , k y ) denotes the occupation factors of forward (+) and backward (−) states in the channel and n 2D (k x , k y ) is the 2-dimensional density of states in the k-space. For each contribution we can write a rate equation in steady-state conditions:
where: f 
where ν = 
where the total current density is expressed as [18] 
The transmission probability T S (T D ) of the interband barrier at source (drain) is zero in the source (drain) band gap and 1 when there is no barrier between source (drain) and channel. When a barrier is present T S is computed analytically with the WKB approximation, assuming k y conservation due translational invariance along the y direction:
where x 1 and x 2 are the classical turning points, and E is the particle kinetic energy. The same approach is repeated for T D .
The potential profile between each contact and the central region of the channel is described by an exponential, with characteristic variation length λ, obtained from evanescent mode analysis [19] . Assuming t sub ≫ t ox > t ch we obtain:
where t ch is the effective separation between the interfaces of the SiO 2 and SiC layers, for which we assume t ch = 1 nm [9] .
III. ELECTROSTATICS
From analysis of the electrostatics we can gain a better insight of the device performance limitations. In fact gate voltage control upon the channel potential (of which the subthreshold slope S is a measure) is strictly limited by the quantum capacitance C q of the channel. Device electrostatics can be schematized as in 2(a). The differential capacitance seen by the gate is
but, from 2(a), C tg can also be expressed in terms of capacitances C g , C sub , and C q :
From eqs. (11) and (12) we get the derivative of the channel potential with respect to the gate potential
The expression of the sub-threshold slope S then turns out to be
from which it is clear that S is an increasing function of C q , and therefore a large quantum capacitance severely limits device performance. (b)). In the inelastic case, instead, the hole accumulation process is slightly suppressed by inelastic injection from the source but the effect on the quantum capacitance is practically negligible. We have observed that for τ larger than 10 −4 ns, the quantum capacitance basically does not change with respect to 2; on the other hand, for τ < 10 −4 ns C q decreases with respect to the fully ballistic case, but the inelastic process becomes dominant and eq. 14 loses validity. characteristics are unaffected and identical to the ballistic case (τ → ∞). Reducing the relaxation time under 1 ns, the minimum current increases and the sub-threshold slope remains almost constant since the quantum capacitance of the channel does not change. The introduction of inelastic scattering process has mainly two effects in the transfer characteristics: one is a gradual change of the current in the sub-threshold region, the other is an increase of saturation current for τ < 10 −4 ns or when inelastic current becomes relevant. In the most favorable case a sub-threshold slope of 140 mV/dec can be obtained. In 4 we have highlighted the effect of V ds and of the doping level of contacts. As expected the main visible effect of increasing V ds is a gradual degradation of the sub-threshold slope, both in the fully ballistic case (4(a)-(b) ) and in the case of relaxation time τ = 10 ps (4(c)-(d)), from 84 mV/dec to 202 mV/dec. The reason is simply related to the increased accumulation of holes in the channel with increasing V ds , which implies a larger quantum capacitance of the channel and therefore a reduced control of the channel potential from the gate voltage. Increasing the doping causes an increase of both the maximum current, due to an improved capacity of the source to inject electrons, and the minimum current. From 4 we draw the indication that by reducing doping at the contacts we improve the current dynamics. As already noted, when the source-drain voltage exceeds the gap of the semiconducting channel (V ds > 0.26 V), the characteristics drastically degrade, since band-to-band tunneling current becomes comparable with the thermionic current, and hole accumulation in the channel inhibits channel control from the gate.
IV. PERSPECTIVES FOR DEVICE
The increase of oxide thickness t ox has mainly two effects, which can be associated to a reduction of the capacitive coupling between gate and channel: it increases the sub-threshold slope S (as shown in 5(a)), and the opacity of tunneling barriers (i.e. a larger λ). The former effect is more evident for V ds = 0.25 V, where the quantum capacitance is larger, instead S is almost constant at about 75 mV/dec for V ds = 0.1 V and τ < 10 −4 ns, instead for smaller τ , S ∼ 100 mV/dec. 5(b) represents the I on /I off ratio as a function of t ox for V ds = 0.1 V and V ds = 0.25 V, calculated for a gate voltage range ∆V g = 0.25 V for different values of τ . Larger values of the I on /I off ratio are observed for τ = 1 ns. From our analysis of transfer characteristics, evaluated by varying three device parameters as V ds , α D and t ox , we stress the important result that for small V ds and doping level (4(a)) current is modulated by more than 4 orders of magnitude. We have to stress also the main limitation of graphene on SiC: the energy gap of 0.26 eV coupled to a low effective mass results in a high band-to-band tunneling current V ds > 0.26 V and so in an increase of the minimum current achievable. This limitation on V ds affects the perspectives for digital circuit operation: in that case we need V ds = ∆V g and equal to the supply voltage. Even for optimized device parameters (t ox = 1 nm, α D = 4 × 10 −3 ), and a supply voltage of 0.25 V, we obtain an I on /I off ratio of 50, as can been seen from 5(b). 
V. CONCLUSION
In this work we have investigated the performance of field-effect transistors based on epitaxial graphene on a SiC substrate with an analytical model. We have shown that, for small V ds and doping level, current is modulated by more than four orders of magnitude: this is a main improvement with respect to other graphene-based devices [20] , [21] , [16] , [15] . Comparable results can be obtained only with carbon nanotubes or graphene nanoribbons, but only with post-selection of devices after fabrication (for proper chirality and/or width). In the case of graphene on SiC, lithography and device patterning are certainly not prohibitive. A steep subthreshold behavior (S = 67 mV/decade) can be obtained for small V ds = 0.1 V, when the accumulation of holes in the channel is inhibited, and a larger current ratio, in excess of 10 3 , can be obtained for a gate voltage window of 0.25 V. For digital applications, the limiting factor is represented by the small voltage drop applicable to the channel, being limited by the energy gap (0.26 eV) of the semiconducting material. With optimized device parameters we have obtained a sub-threshold slope of ≈ 140 mV/decade and an I on /I off equal to 50, with a supply voltage of 0.25 V and τ = 1 ns. This falls short of requirements of the International Technology Roadmap for Semiconductors, which requires I on /I off ≈ 10 4 [22] . Finally, we believe that graphene on SiC is very promising as a channel material for FETs, and much attention has to be put on mechanisms capable to suppress hole injection also at larger V ds , that would allow to improve the subthreshold swing and obtain a good I on /I off also with a small applied voltage, and on its use in tunnel FETs, where its low gap and low effective mass can be turned into an advantage.
